

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**


**THIS PAGE BLANK (USPTO)**



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>G06F 11/00</b>	<b>A1</b>	(11) International Publication Number: <b>WO 95/26529</b> (43) International Publication Date: 5 October 1995 (05.10.95)
(21) International Application Number: PCT/US95/03006 (22) International Filing Date: 14 March 1995 (14.03.95) (30) Priority Data: 08/218,532                      25 March 1994 (25.03.94)                      US (71) Applicant: BULL HN INFORMATION SYSTEMS INC. [US/US]; 300 Concord Road, Billerica, MA 01821 (US). (72) Inventors: SHELLY, William, A.; 4900 East Osborn Road, Phoenix, AZ 85018 (US). LANGE, Ronald, E.; 4442 West Kimberly, Glendale, AZ 85308 (US). BOOTHROYD, Donald, C.; 4125 West Missouri Avenue, Phoenix, AZ 85019 (US). (74) Agent: SOLAKIAN, John, S.; Bull HN Information Systems Inc., Law Office MA30-883A, 300 Concord Road, Billerica, MA 01821-4186 (US).		(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  <b>Published</b> <i>With international search report.</i>

(54) Title: CENTRAL PROCESSOR WITH DUPLICATE BASIC PROCESSING UNITS



## (57) Abstract

In order to validate data manipulation results in a CPU which incorporates duplicate basic processing units (60, 61) for integrity, which BPUs (60, 61) are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation to obtain first and second data manipulation results, which should be identical, and a cache unit (70) for receiving data manipulation results from both BPUs (60, 61) and for transferring specified information words simultaneously to both BPUs (60, 61) upon request. In each BPU (60, 61), parity is generated for control groups, which are made up of cache interface control signals generated by each BPU (60, 61). Parity for the groups sent to the cache unit (70) and the other respective BPU (60, 61) are checked for errors in both the cache unit (70) and the respective BPU (60, 61), and in the event that an error is sensed, an error signal is issued to institute appropriate remedial action.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Larvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

-1-

1       CENTRAL PROCESSOR WITH DUPLICATE BASIC PROCESSING  
2       UNITS  
3

4       Field of the Invention

5           This invention relates to the art of data processing and, more particularly, to  
6       a central processing unit (CPU) using dual basic processing units (BPUs) each  
7       situated on a single very large scale integrated (VLSI) circuit chip, which BPUs  
8       employ multiplexed control signals to reduce inter-unit conductor count.

9       Background of the Invention

10          Powerful and reliable mainframe CPUs may incorporate duplicate BPUs  
11       which work independently to execute the same instruction or instruction series in  
12       parallel such that the results can be compared to insure identity. It has now  
13       become feasible to incorporate an entire BPU on a VLSI circuit, a feature which  
14       has the advantage of not only occupying less space, but also enjoys the capability  
15       to run faster. However, there is a practical limit to the number of conductive leads  
16       which can be connected to a VLSI circuit. This problem arises because each of  
17       the duplicate BPUs has typically required a double word result bus which, for  
18       example in one computer family in which the present application finds application,  
19       means the provision of two 80-bit result buses to a cache unit, one coupled to each  
20       BPU.

21          One viable approach to obtaining reliable redundant double word transfer of  
22       information from the BPUs to the cache within the conductive lead limitations  
23       imposed as a practical matter on VLSI chips is disclosed in copending U. S. Patent  
24       Application Serial No. 08/065,105 entitled CENTRAL PROCESSING UNIT  
25       USING DUAL BASIC PROCESSING UNITS AND COMBINED RESULT BUS,

-2-

1 filed May 19, 1993, by Donald C. Boothroyd et al and assigned to the assignee of  
2 the present application, now U. S. Patent \_\_\_\_\_. In that invention, the  
3 desired end was achieved by providing a CPU incorporating duplicate BPUs and  
4 two cache units, each cache unit being dedicated to handling half-bytes of  
5 information. Each cache unit included bit-by-bit comparison circuitry to validate  
6 the half-byte results received from both BPUs in the case of single precision  
7 operations, and, in the case of double precision operations, one cache unit  
8 employed the same bit-by-bit comparison circuitry to validate, for both cache  
9 units, the result parity bits, and hence the half-byte results, received from both  
10 BPUs.

11 However, one of the major challenges that traditional mainframe vendors  
12 face as personal computers and workstations become more and more powerful is  
13 in differentiating their midrange systems from the rapidly advancing smaller  
14 machines. One significant area in which mainframe machines can be made  
15 distinguishable from the smaller machines is in the area of fault tolerance.  
16 Therefore, it would be highly desirable to preserve a high degree of fault tolerant  
17 operation while still achieving the necessary chip pin count reduction. The present  
18 invention is directed to this end and to obtaining other desirable results which are a  
19 consequence of the implementation of the invention.

## 20 Objects of the Invention

21 It is therefore a broad object of this invention to provide an improved CPU  
22 which incorporates duplicate BPUs for integrity, which BPUs are typically each  
23 implemented on a single VLSI circuit chip, and which employs half size, double  
24 word result busses for transferring data manipulation results to cache storage.

25 It is a more specific object of this invention to provide a CPU incorporating  
26 duplicate BPUs and a cache unit, a first BPU segregating even bits of a data

-3-

1 manipulation result and transferring the same, along with parity information, to the  
2 cache storage and a second BPU segregating odd bits of the same data  
3 manipulation result and transferring the same, along with parity information, to the  
4 cache storage.

#### 5 Summary of the Invention

6 Briefly, these and other objects of the invention are achieved, in a presently  
7 preferred embodiment of the invention, by providing first and second basic  
8 processing units adapted to redundantly perform data manipulations on received  
9 data to obtain first and second data manipulation results, which should be  
10 identical, and a cache unit for receiving data manipulation results from both BPUs  
11 and for transferring specified information words simultaneously to both BPUs  
12 upon request. These operations are controlled by cache interface control signals  
13 identically generated in each BPU. In each BPU, the control signals are arranged  
14 into first and second groups which are nominally identical; i.e., should be identical  
15 unless there has been an error. The first control signal group is transmitted to the  
16 cache unit from one BPU while the second control group is transmitted to the  
17 cache unit from the other BPU. Integrity is assured by a special cross check  
18 process. In each BPU, parity is generated for each control group separately.  
19 Parity for the group sent to the cache unit by each BPU is included with the  
20 control signal information for checking in the cache unit. Parity for the group not  
21 sent to the cache unit by each BPU is transmitted to the other BPU and checked  
22 against the locally generated parity for that group. In the event of a parity  
23 mismatch sensed in either BPU or a parity error sensed in the cache unit, an  
24 error signal is issued to institute appropriate remedial action.

-4-

1 Description of the Drawing

2       The subject matter of the invention is particularly pointed out and distinctly  
3 claimed in the concluding portion of the specification. The invention, however,  
4 both as to organization and method of operation, may best be understood by  
5 reference to the following description taken in conjunction with the subjoined  
6 claims and the accompanying drawing of which:

7       FIG. 1 is a block diagram of a typical prior art CPU incorporating duplicate  
8 BPUs and capable of performing single and double precision data manipulation  
9 and storing the validated results in a cache memory;

10       FIG. 2 is block diagram of a prior art single VLSI chip CPU shown  
11 configured to execute double precision data manipulation operations and cache  
12 stores with reduced chip pin count achieved by using half-byte result bus  
13 techniques;

14       FIG. 3 is a first simplified logic diagram illustrating the handling of cache  
15 memory interface signals in the duplicate BPUs; and

16       FIG. 4 is a second simplified logic diagram illustrating the invention and  
17 particularly the handling of data integrity in the duplicate BPUs and the cache unit  
18 while enjoying a significant reduction of the communication lines therebetween.

19 Description of the Preferred Embodiment(s)

20       Referring first to FIG. 1, there is shown a block diagram of a typical prior  
21 art CPU incorporating duplicate BPUs which is capable of performing single and  
22 double precision data manipulation and storing the validated results in an internal  
23 cache memory. In the exemplary system, a data word is 36 bits wide, and each 9-  
24 bit data byte carries its own parity bit such that each full byte is 10 bits wide with  
25 the parity bit placed in the least significant bit position. Thus, a full single



-5-

1 precision 4-byte word with parity information is 40 bits wide, and a double  
2 precision 8-byte word is 80 bits wide.

3 A first BPU (BPU0) 1 may be deemed the "master" BPU, and a second  
4 BPU (BPU1) 2 is the "slave" BPU. In operation, both BPUs 1, 2 receive the same  
5 information from a cache unit (DTX) 3, via 80-bit wide BPU input bus 4, and  
6 perform the same operations in redundant fashion in their respective data  
7 manipulation logic circuitry blocks 5, 6. The results, which should be identical,  
8 appear in respective buffer registers 7, 8. In the case of single precision  
9 operations, depending upon a given CPU design, only half the buffer registers 7, 8  
10 may be used, or the single precision results may be duplicated in the upper and  
11 lower halves of each of the buffer registers. In the case of double precision  
12 operations, of course, each result is 80 bits wide, including the parity bits. The  
13 master results are transferred to the cache unit 3 on master result bus (MRB) 9  
14 while the slave results are similarly transferred to the cache unit on slave result bus  
15 (SRB) 10.

16 The results of each data manipulation operation, as obtained by each of the  
17 master and slave BPUs 1, 2, are compared, bit-by-bit, in comparison block 11  
18 within the cache unit 3. (Bit-by-bit comparison circuits are well known in the art;  
19 for example, reference may be taken to the relevant disclosure, incorporated  
20 herein, in United States Patent 5,195,101, the invention of which is assigned to the  
21 same Assignee as the subject invention.) If the results are identical, a "valid"  
22 signal issued by the comparison block 11 enables AND-gate array 12 to permit the  
23 master results to be transferred to result register 13 and thence to storage block 14.  
24 (It will be understood that if the results are invalid, appropriate error handling  
25 operations will be undertaken.) Information stored in or to be stored into the cache  
26 unit 3 may be made available to or received from other system components (e.g.,

-6-

1 other CPUs, I/O units, main memory, etc., not shown) via 80-bit wide input/output  
2 bus 15 and system bus 16 in the manner well known in the art.

3 It will be observed that both the MRB and the SRB are 80-bits wide such  
4 that, if a BPU is implemented on a single VLSI chip, the configuration of FIG. 1,  
5 which is capable of high performance in carrying out both double precision and  
6 single precision data manipulation operations, may not be usable because of the  
7 practical limitation on the number of conductive connections that can reliably be  
8 made to a single very dense and physically small VLSI chip.

9 Attention is now directed to FIG. 2 which illustrates in block diagram form  
10 the logic by which a prior art invention overcomes this obstacle in the performance  
11 of (by way of example) double precision data manipulation operations. In this  
12 configuration, BPU0 21 and BPU1 22 are not related as master and slave, but  
13 rather are peers which, however, receive identical information on which to  
14 perform data manipulations in a manner similar to that performed by the BPUs  
15 previously discussed and shown in the configuration of FIG. 1. BPU0 21 and  
16 BPU1 22 each communicate with cache units DTX0 23 and DTX1 24. Each  
17 buffer multiplexer, 25, 26, respectively, receives the results of a given data  
18 manipulation performed by the respective logic blocks 31, 32 into upper half-byte  
19 sections 27, 29 and lower half-byte sections 28, 30. The upper half-bytes from the  
20 buffer register sections 27, 29 are transferred to the cache units 23, 24 via  
21 respective 20-bit wide UHB busses 33, 34. Similarly, the lower half-bytes from  
22 the buffer register sections 28, 30 are transferred to the cache units 23, 24 via  
23 respective 20-bit wide LHB busses 35, 36. Since, in the exemplary system, each  
24 data byte includes a parity bit in the least significant bit position, all the parity bits  
25 are resident in the lower half-bytes which are transferred to the cache unit 24.

26 For single precision operations, the system shown in FIG. 2 duplicates the  
27 results in the upper 27, 29 and lower 28, 30 halves of the buffer registers 25, 26

-7-

1 and in the cache units 23, 24. Those skilled in the art will understand that this  
2 design choice offers certain performance advantages which are adaptable to  
3 systems in which only single, non-duplicated, word results are stored for single  
4 precision operations.

5 Referring to again to FIG. 2, assume that the data manipulation blocks 31,  
6 32 in the BPUs 21, 22 have been assigned a double precision operation. The  
7 double precision results will be placed in the buffer multiplexers 25, 26 such that:  
8 1) the upper half-bytes of the low order word (data bits 0-35) are placed in the  
9 buffer register section 27 of the buffer multiplexer 25; 2) the upper half-bytes of  
10 the high order word (data bits 36-72) are placed in the buffer register section 29 of  
11 the buffer multiplexer 26; 3) the lower half-bytes (which include the parity bits) of  
12 the low order word (data bits 0-35) are placed in the buffer register section 28 of  
13 the buffer multiplexer 25; and the lower half-bytes (which include the parity bits)  
14 of the high order word (data bits 36-72) are placed in the parity buffer register  
15 section 30 of the buffer multiplexer 26. In addition, parity bit buffer registers 52,  
16 53 in, respectively, the BPU0 21 and BPU1 22 receive the parity bits 0-7; i.e.,  
17 each parity buffer register is loaded with a complete set of the parity bits present in  
18 the result generated by the data manipulation logic block resident in its BPU.

19 The complete sets of parity bits are respectively conveyed from the parity  
20 bit buffer registers 52, 53 to bit-by-bit comparison block 42 in cache unit DTX1 24  
21 via parity busses 54, 55. If the two sets of parity bits are identical, the "valid"  
22 signal issues in the cache unit DTX1 24 to admit the lower half-bytes from each of  
23 the BPUs 21 and 22 into the result register 43 and thence to the storage block 46.  
24 In addition, this "valid" signal is coupled to the DTX0 23 by line 56 to enable the  
25 transfer of the upper half-bytes from each of the BPUs 21 and 22 into the result  
26 register 38 and thence to the storage block 41. Therefore, the complete, validated  
27 double precision result is stored in cache memory, the combination of the storage

-8-

1 blocks 41 and 43, from which the data can be read to the BPUs 21 and 22 and/or  
2 the system bus 16.

3 Thus, the data output lines comprising the busses 33, 34, 54 and 35, 36, 55  
4 from each of the BPUs 21, 22 to the cache units 23, 24 are 48 lines, rather than 80  
5 lines, wide such that the line counts to the VLSI chips incorporating the BPUs are  
6 reduced accordingly. Since the same apparatus is employed for both single and  
7 double precision operations, it is this reduction from 80 to 48 output lines per BPU  
8 which represents the effective pin count advantage over the FIG. 1 configuration.

9 Attention is now directed to FIGs. 3 and 4 which reveal the present  
10 invention by which the pin count reduction requirements are met in an entirely  
11 different manner and in which data integrity is further enhanced. FIG. 3 is a  
12 simplified logic diagram illustrating an aspect of the invention relating to the  
13 handling of cache memory interface signals in the duplicate BPUs; and FIG. 4 is a  
14 simplified logic diagram illustrating an aspect of the invention relating to the  
15 handling of data integrity in the duplicate BPUs.

16 Referring first to FIG. 3, BPU0 60 and BPU1 61 are peers as in the FIG. 2  
17 configuration discussed above. The BPUs 60, 61, respectively include identical  
18 data manipulation logic circuitry blocks 62, 63 which perform data manipulation  
19 redundantly and arrive at nominally identical results; i.e., the results should be  
20 identical. As previously described, the results of such data manipulation must be  
21 transferred to and from cache memory from time-to-time, and this operation is  
22 under the control of a set of cache memory interface control signals. These signals  
23 originate in identical cache memory interface control signal blocks 64, 65  
24 disposed, respectively, in the BPUs 60, 61. The control signals are divided into  
25 two groups: group one and group two. Each group of these signals as separately  
26 generated in the two BPUs are nominally identical at any given time; i.e., they  
27 should be identical, but may not be in the event of an error.

-9-

1           In BPU0, the group one control signals are transferred to a control signal  
2   buffer 66 and thence onto a first control signal bus 68 which conveys the group  
3   one signals to a control circuitry block 71 in a cache unit DTX 70. Similarly, in  
4   BPU1, the group two control signals are transferred to a control signal buffer 67  
5   and thence onto a second control signal bus 69 which conveys the group two  
6   signals to the control circuitry block 71 in cache unit 70. In this manner, a  
7   complete set of cache memory interface control signals are delivered from the  
8   BPUs to the cache unit to conventionally control the transfer of information  
9   between the storage block 72 in the cache unit 70 and the data manipulation logic  
10   circuitry blocks 62, 63 in the BPUs. That is, the control circuitry block 71  
11   receives the first and second groups of control signals and employs them to control  
12   operations in the cache unit instituted by the first and second basic processing  
13   units;

14           In BPU0, the group one control signals are also applied to a parity generator  
15   73 to generate a parity bit which is placed in buffer G1P 75 for application to a  
16   first input to EXCLUSIVE-OR-gate 77. Similarly, in BPU1, the group two control  
17   signals are also applied to a parity generator 74 to generate a parity bit which is  
18   placed in buffer G2P 76 for application to a first input to XOR-gate 78.

19           In BPU0, the group two control signals are transferred into a buffer 79 and  
20   thence to another parity generator 81 to generate a parity bit which is placed in  
21   buffer G2P 83. In BPU1, the group one control signals are transferred into a  
22   buffer 80 and thence to another parity generator 82 to generate a parity bit which  
23   is placed in buffer G1P 84.

24           The BPU1 61 Group one parity bit held in buffer G1P 84 is sent, via single  
25   line 85, to a second input to XOR-gate 77 in BPU0 60. Similarly, the Group two  
26   parity bit held in buffer G2P 83 in BPU0 is sent, via single line 86, to a second  
27   input to XOR-gate 78 in BPU1.

-10-

1        Those skilled in the art will understand that the transfer characteristics of a  
2 two-input XOR-gate are such that it will only be enabled if one, and only one,  
3 input is enabled. Since the BPUs 60, 61 are operating redundantly, the control  
4 signals generated in the cache memory interface control signals blocks 64, 65  
5 should always be identical. It will be seen that with the cross parity checking  
6 configuration described above, any deviation from identity will promptly be  
7 sensed in one or the other or both the XOR-gates 77, 78. In such an event, an  
8 error signal will be conveyed over one or both the lines 87, 88 to CPU control and  
9 support circuitry block 89. The CCSC block 89 may respond in any conventional  
10 manner to institute remedial action appropriate to the specific environment such as  
11 be issuing a "freeze CPU" signal on line 90 to all CPU components to stop further  
12 processing until remedial action is taken such as a retry or taking the faulting CPU  
13 out of the system.

14        It will also be understood that the group one and group two interface  
15 control signals could each be divided into a plurality of bytes and that the parity  
16 generators 73, 74, 81, 82 could correspondingly develop a parity bit for each byte.  
17 Then, the multi-bit parity information could be cross compared in blocks 77, 78  
18 which would then take the form of an array of XOR-gates or the logical  
19 equivalent.

20        Referring now to FIG. 4, the scheme for transferring data between the cache  
21 unit 70 and the BPUs 60, 61 will be described. After the data manipulation logic  
22 circuitry blocks 62, 63 perform redundant data manipulations, they should  
23 independently reach identical results. In BPU0 60, the even bits of the result are  
24 segregated into buffer register 91 and in BPU1 61, the odd bits of the result are  
25 placed in buffer register 92. In the exemplary environment in which the invention  
26 is used, double words are always transmitted. Therefore, at the end of a single  
27 precision data manipulation operation (much more common than double

-11-

1 precision), buffer register 91 in BPU0 will contain the even bits of the result  
2 redundantly and also four parity bits generated by parity generator 93; i.e.: even  
3 bits only of 0-35, 0-35 for a total of 36 data bits plus P0-P3 for the 36 even data  
4 bits. Similarly, buffer register 92 in BPU1 will contain the odd bits of 0-35, 0-35  
5 for a total of 36 data bits plus P0-P3, generated by parity generator 94, for the 36  
6 odd data bits. It will be apparent to those skilled in the art that, for double  
7 precision operations, buffer register 91 in BPU0 will contain the 36 even bits of 0-  
8 72, P0-P3, and buffer register 92 in BPU1 will contain the corresponding 36 odd  
9 bits of 0-72 and the appropriate four parity bits, P0-P3.

10 The even and odd result-bits are conveyed to the cache unit DTX 70 on 40-  
11 bit wide result busses 95, 96, respectively. In the cache unit, the even bits are first  
12 examined by parity check block 97 and are then transferred to cache storage block  
13 72. Similarly, the odd bits are examined by parity check block 98 and are then  
14 transferred to cache storage block 72. In this manner, a full, 72-bit wide result and  
15 eight parity bits are stored in cache storage 72. In the event either or both the  
16 parity check blocks 97, 98 detect a parity error, one or two error signals,  
17 represented by the blocks 99, 100, will be generated and sent to the CCSC 89  
18 which may respond in the appropriate fashion as previously discussed. During  
19 normal, error free operation, when called upon by the BPU's 60, 61, full 80-bit  
20 words (72 data bits plus eight parity bits) are transferred from the cache storage  
21 block 72 to the data manipulation logic circuitry blocks 62, 63 via bus 101 and  
22 parity checking apparatus in the BPU's. If the even and odd parity bits have been  
23 stored in cache storage 72, then respective even and odd parity checking apparatus  
24 102, 103, 104, 105 may be provided. If new byte-by-byte parity bits were  
25 generated in the cache unit 70 prior to storage in cache memory 72, these bits may  
26 be checked in the more conventional manner in the BPU's. Any parity errors

-12-

1 detected by the blocks 102, 103, 104, 105 also result in error signals (not shown as  
2 this is conventional) being sent to the CCSC 89 for handling.

3       Thus, while the principles of the invention have now been made clear in an  
4 illustrative embodiment, there will be immediately obvious to those skilled in the  
5 art many modifications of structure, arrangements, proportions, the elements,  
6 materials, and components, used in the practice of the invention which are  
7 particularly adapted for specific environments and operating requirements without  
8 departing from those principles.



## WHAT IS CLAIMED IS:

- 1    1. A central processing unit comprising:
  - 2           A) first and second basic processing units adapted to redundantly perform
  - 3           data manipulations on received data to obtain first and second data
  - 4           manipulation results;
  - 5           B) a cache unit for receiving data manipulation results from said first and
  - 6           second basic processing units, said cache unit including means for
  - 7           storing such data manipulation results as information words among an
  - 8           array of information words and for transferring specified information
  - 9           words simultaneously to both said first and second basic processing units
  - 10          upon a request therefrom;
  - 11          C) cache interface control signal generation means in each of said first and
  - 12          second basic processing units, said cache interface control signal
  - 13          generation means each issuing first and second groups of control signals,
  - 14          the duplicate said first groups of control signals being nominally
  - 15          identical, and the duplicate said second groups of control signals being
  - 16          nominally identical;
  - 17          D) a first control signal bus for communicating said first group of control
  - 18          signals from said first basic processing unit to said cache unit;
  - 19          E) a second control signal bus for communicating said second group of
  - 20          control signals from said second basic processing unit to said cache unit;
  - 21          F) first parity generating means in said first basic processing unit for
  - 22          developing parity information comprising at least one parity bit for said
  - 23          first group of control signals generated therein;
  - 24          G) second parity generating means in said first basic processing unit for

-14-

- 25        developing parity information comprising at least one parity bit for said  
26        second group of control signals generated therein;
- 27        H) first parity generating means is said second basic processing unit for  
28        developing parity information comprising at least one parity bit for said  
29        first group of control signals generated therein;
- 30        G) second parity generating means in said second basic processing unit for  
31        developing parity information comprising at least one parity bit for said  
32        second group of control signals generated therein;
- 33        H) a first parity bus for communicating said group two parity information  
34        developed in said first basic processing unit to said second basic  
35        processing unit;
- 36        I) a second parity bus for communicating said group two parity information  
37        developed in said first basic processing unit to said second basic  
38        processing unit;
- 39        J) parity checking means in said first basic processing unit for comparing  
40        said group one parity information developed in said first basic processing  
41        unit to said group one parity information developed in said second basic  
42        processing unit and for issuing an error signal in response to a  
43        miscompare; and
- 44        K) parity checking means in said second basic processing unit for  
45        comparing said group two parity information developed in said first basic  
46        processing unit to said group two parity information developed in said  
47        second basic processing unit and for issuing an error signal in response  
48        to a miscompare.

- 1        2. The central processing unit of Claim 1 which further includes control means  
2        responsive to a control signal group parity error sensed in either of said first basic

-15-

3 processing unit and said second basic processing unit to take predetermined  
4 remedial action.

1 3. The central processing unit of Claim 1 in which:

- 2 A) said first parity generating means in said first basic processing unit  
3 develops a parity bit for each byte of said first group of control signals  
4 generated therein;
- 5 B) said second parity generating means in said first basic processing unit  
6 develops a parity bit for each byte of said second group of control signals  
7 generated therein;
- 8 C) said first parity generating means in said second basic processing unit  
9 generates a parity bit for each byte of said first group of control signals  
10 generated therein; and
- 11 D) said second parity generating means in said second basic processing unit  
12 develops a parity bit for each byte of said second group of control signals  
13 generated therein.

1 4. The central processing unit of Claim 2 in which:

- 2 A) said first parity generating means in said first basic processing unit  
3 develops a parity bit for each byte of said first group of control signals  
4 generated therein;
- 5 B) said second parity generating means in said first basic processing unit  
6 develops a parity bit for each byte of said second group of control signals  
7 generated therein;
- 8 C) said first parity generating means in said second basic processing unit  
9 generates a parity bit for each byte of said first group of control signals  
10 generated therein; and

-16-

11 D) said second parity generating means in said second basic processing unit  
12 develops a parity bit for each byte of said second group of control signals  
13 generated therein.

1 5. A central processing unit comprising:

2 A) first and second basic processing units adapted to redundantly perform  
3 data manipulations on received data to obtain first and second data  
4 manipulation results;

5 B) a cache unit for receiving data manipulation results from said first and  
6 second basic processing units, said cache unit including means for  
7 storing such data manipulation results as information words among an  
8 array of information words and for transferring specified information  
9 words simultaneously to both said first and second basic processing units  
10 upon a request therefrom;

11 C) cache interface control signal generation means in each of said first and  
12 second basic processing units, said cache interface control signal  
13 generation means each issuing first and second groups of control signals,  
14 the duplicate said first groups of control signals being nominally  
15 identical, and the duplicate said second groups of control signals being  
16 nominally identical;

17 D) a first control signal bus for communicating said first group of control  
18 signals from said first basic processing unit to said cache unit;

19 E) a second control signal bus for communicating said second group of  
20 control signals from said second basic processing unit to said cache unit;

21 F) control circuitry means in said cache unit for receiving said first and  
22 second groups of control signals and for employing such control signals


-17-

- 23 to control operations in said cache unit instituted by said first and second  
24 basic processing units;
- 25 G) first parity generating means in said first basic processing unit for  
26 developing parity information comprising at least one parity bit for said  
27 first group of control signals generated therein;
- 28 H) second parity generating means in said first basic processing unit for  
29 developing parity information comprising at least one parity bit for said  
30 second group of control signals generated therein;
- 31 I) first parity generating means is said second basic processing unit for  
32 developing parity information comprising at least one parity bit for said  
33 first group of control signals generated therein;
- 34 J) second parity generating means in said second basic processing unit for  
35 developing parity information comprising at least one parity bit for said  
36 second group of control signals generated therein;
- 37 K) a first parity bus for communicating said group two parity information  
38 developed in said first basic processing unit to said second basic  
39 processing unit;
- 40 L) a second parity bus for communicating said group two parity information  
41 developed in said first basic processing unit to said second basic  
42 processing unit;
- 43 M) parity checking means in said first basic processing unit for comparing  
44 said group one parity information developed in said first basic processing  
45 unit to said group one parity information developed in said second basic  
46 processing unit and for issuing an error signal in response to a  
47 miscompare; and
- 48 N) parity checking means in said second basic processing unit for  
49 comparing said group two parity information developed in said first basic

-18-

50           processing unit to said group two parity information developed in said  
51           second basic processing unit and for issuing an error signal in response  
52           to a miscompare; and  
53       L) control means responsive to a control signal group parity error sensed in  
54           either of said first basic processing unit and said second basic processing  
55           unit to take predetermined remedial action.







3/4




FIG. 3

4/4




FIG. 4

## INTERNATIONAL SEARCH REPORT

 International application No.  
 PCT/US95/03006

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : G06F 11/00

US CL : 395/575

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 395/575; 371/9.1, 11.1, 11.3, 49.1, 49.2, 49.3, 68.3

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS, IEEE PROQUEST, DIALOG

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US, A, 5,249,187 (BRUCKERT ET AL.) 28 September 1993, column 7 line 21 to column 9 line 55, and column 10 line 17 to column 12 line 29.	1-5
A	US, A, 5,136,595 (KIMURA) 04 August 1992, column 2, line 56 to column 6 line 43.	1-5
A	US, A, 5,271,023 (NORMAN) 14 December 1993, column 2, line 28 to column 5 line 15.	1-5
A	US, A, 5,095,485 (SATO) 10 March 1992, column 1 lines 10-66 and column 3 line 20 to column 5 line 21.	1-5
A	US, A, 4,853,932 (NITSCHKE ET AL.) 01 August 1989, column 7 line 61 to column 10 line 17 and column 11 line 35 to 12 line 28.	1-5



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*A* document defining the general state of the art which is not considered to be part of particular relevance	X*	document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*E* earlier document published on or after the international filing date	Y*	document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	Z*	document member of the same patent family
*O* document referring to an oral disclosure, use, exhibition or other means		
*P* document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

29 APRIL 1995

Date of mailing of the international search report

30 JUN 1995

 Name and mailing address of the ISA/US  
 Commissioner of Patents and Trademarks  
 Box PCT  
 Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

JOSEPH PALYS

Telephone No. (703) 305-9600

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/US95/03006

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category <sup>a</sup>	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US, A, 5,263,034 (GUENTHNER ET AL.) 16 November 1993, column 4 line 10 to column 6 line 58 and column 8 lines 21-48.	1-5
A	US, A, 5,276,862 (McCULLEY ET AL.) 04 January 1994, column 3 line 59 to column 5 line 31 and column 6 lines 5-23.	1-5
A	US, A, 5,195,101 (GUENTHNER ET AL.) 16 May 1993, column 4 line 4 to column 7 line 16.	1-5
A	US, A, 5,220,662 (LIPTON) 15 June 1993, column 1 line 55 to column 2 line 11 and column 4 lines 6-46.	1-5